Understanding programmable chip architecture is vital for successful FPGA and CPLD implementation. Typical building modules comprise Configurable Logic Blocks (CLBs) or Functionally Programmable Logic Block (FPLBs) which house lookup arrays and flip-flops, coupled with reconfigurable interconnect lines. CPLDs typically employ sum-of-products archit